Skip to content

HSA Graph API#150

Draft
amd-vserbu wants to merge 15 commits into
Xilinx:devfrom
amd-vserbu:feature/hsa-improved-rebased
Draft

HSA Graph API#150
amd-vserbu wants to merge 15 commits into
Xilinx:devfrom
amd-vserbu:feature/hsa-improved-rebased

Conversation

@amd-vserbu

Copy link
Copy Markdown
Collaborator

Summary

Adds vrt::graph, a higher-level graph API for authoring CPU+FPGA kernel graphs, and RP1, an ARM Cortex-R5 command processor that autonomously executes dispatch/reprogram/loop/conditional graph nodes with no host round-trip.

Docs

@quetric quetric linked an issue Jul 14, 2026 that may be closed by this pull request
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
Signed-off-by: Vlad-Gabriel Serbu <Vlad-Gabriel.Serbu@amd.com>
@amd-vserbu
amd-vserbu force-pushed the feature/hsa-improved-rebased branch from 1a1b4e6 to 6aa873f Compare July 16, 2026 13:37
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Add embedded (FPGA-side) work scheduler for VRT

1 participant